Abstract-
I. INTRODUCTION
High density ferroelectric memory (FRAM) is based on metal-organic chemical vapor deposition (MOCVD) process of lead zirconium/titanate (PZT) thin films. This device represents a promising candidate for applications requiring low power consumption, fast write access, high cycling endurance, non-volatile data storage [1] and good resilience to radiation. An FRAM memory cell relies on the electrical polarization of the PZT film. The PZT material can be switched between two stable states across the center of the oxygen octahedron with the application of an electric field, as depicted in Figure 1 . Depending on whether the polarization is opposite or aligned with an applied electric field, different levels of displacement current are induced during a cell read operation. A current-sensing circuit determines whether the ferroelectric capacitor is in a '0' or '1' state prior to the read operation. The cell loses its configuration during a read operation, and as a result the memory circuitry has to restore the cell to its original value after each read action. Read and write cycles' endurance is larger than 10 .
Since the FRAM non-volatile storage element is based on polarization and responds only to applied electrical fields, it is immune to soft errors from injected energetic particles [2] . The remaining soft error rate appears to be solely due to energetic particles impacting the control logic circuitry and peripheral circuit components such as the address decoders, I/O buffers, power switch, or sense amplifiers. Previous works that studied the behaviour of FRAM under total ionizing dose [3] showed that failure did not occur because of the ferroelectric thin film, but rather due to the remaining circuitry using non rad-hard CMOS processes. In other works, heavy-ion or proton tests have been reported such as in [5] or [6] providing similar types of results. In [4] , other studies have pointed out a weakness in the sensing and reference circuits for devices older that the one considered in this study. However, some more recent memories showed to withstand 50 or even 100 krad(Si0 2 ). Therefore, Single Event Latchup (SEL) and Single Event Upset (SEU) rates are the dominant barriers to expand the use of commercial terrestrial FRAM products to the space environment.
In this study, the vulnerability of a COTS FRAM device under heavy-ion radiation is evaluated. The rest of the paper is organized as follows: section II describes the experimental test set-up and test conditions; while section III presents the results; section IV concludes the paper.
II. EXPERIMENTAL SETUP
The Device Under Test (DUT) is a 4Mbit asynchronous FRAM manufactured by Cypress Semiconductor (FM22L16) used in 16-bit word mode. All tested devices were delidded prior irradiation. Four Test Campaigns (TC1 to TC4) were conducted at 2 different heavy-ion radiation test facility: the RADEF facility [7] 
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the GANIL facility [8] in Caen hosted TC4. During each TC, a different FRAM was used, except during TC3 where two different components were used. Heavy-ion cocktails applied for each test campaign are detailed in Table 1 . At both facilities the beam homogeneity is determined to be +/-10% or better over the chip area. Several test runs were carried out during each test campaign, with ion species, energy and electrical stimuli varying from run to run. Particle fluence varied from 5 x 10 to 1.22 x 10 part./cm -².
The DUTs were mounted on PCB cards and connected to controllers implemented through FPGAs. During all test campaigns, the DUT was located in a vacuum chamber directly exposed to the beam except during TC4 when tests were carried in air. During each test run, in case a bit flip was detected the erroneous word along with other information such as the address and the timestamp was transmitted to a computer, for storage and data processing. During the static mode a known data pattern is stored in the memory, which is then irradiated. Subsequently, a comparison is performed between the pre-irradiation and post-irradiation data to detect the bit flips. During dynamic mode testing, specific sequences of write and read operations are repeatedly performed during irradiation exposure. For the dynamic tests, we employed the March Dynamic Stress algorithm [9] .
III. RESULTS AND DISCUSSION
Static mode test -In this section are presented the results of static mode tests performed during all test campaigns with LET ranging from 1.8 up to 64.3 MeV.cm²/mg. During static tests, the applied memory write patterns were solid '0' (00000000), solid '1' (11111111) and the common checkerboard pattern (10101010). The results are presented in Figure 3 . The radiation sensitivity of the FRAM did not show any dependency on the data background pattern. On the other hand, the FRAM sensitivity showed a relation to the fluence during each run: the group F1 gathers tests that were conducted with fluence ranging from 10 to 10 part./cm²; the group F2 collects tests conducted with fluence of 10 part./cm²; the group F3 gathers tests conducted with fluence ranging from 10 to 5 x 10 part./cm². The sensitivity of the FRAM to heavy-ions at various LETs is higher for fluence levels above 10 part./cm², when compared to lower fluence runs. It shall be remarked that all static runs did not show a high cross-section for the F1 or F2 group: in some cases errors occurred, while in the next run, under similar conditions, no errors were recorded. Figure 3 : Heavy-ions bit cross-section during static mode testing on TC1, TC2, TC3 and TC4. Cross-sections are grouped with respect to the fluence at which the cross-sections were evaluated. When no events were detected, the cross-section was set to 1*10 cm²/bit.
Out of the 17 runs performed in the low-fluence group F3, 15 did not present any errors. The other two runs showed 3 errors and 1 error at respective LETs of 32 and 60 MeV.cm²/mg. The previous remark may imply that the FRAM is subjected to temporary effects, able to anneal in the time break in between 2 runs (as no error were found in between 2 runs).
In summary, Figure 3 demonstrates that this particular FRAM has a good heavy-ion SEU resilience in static mode at low levels of fluence. Conversely, at high fluence values (even at low LETs), errors (and particularly SEUs) were detected. Those results suggest that errors caused by temporary effects may occur on the CMOS part of the memory, which is not affected at lower fluence levels, as the ferroelectric part of the memory is immune to SEUs.
Dynamic mode test. -Dynamic mode tests were conducted during the four test campaigns and the related results are presented in Figure 4 . Since the scrambling scheme of the device is not known, the March Stress algorithm could only be performed on logical (not physical) schemes. No Single Event Latchup (SEL) event was detected during the test campaign performed at room temperature (20°C), up to a LET of 69.3 MeV.cm 2 /mg. On the other hand, the number of collected bit flips has been sensibly larger compared to static mode tests. The high failure rate can be associated to Single Event Transients occurring in the control logic during read/write access operations. Figure 4 illustrates that, the radiation sensitivity of the memory follows a typical SEU cross-section curve with a LET threshold below 1.8 MeV.cm²/mg (lowest LET at which the memory was tested). The saturation occurs very rapidly with increasing LET values. The March Stress algorithm has been created specifically to generate a 'hammering' effect on SRAM cells (not FRAM) through multiple sequential read accesses to each memory location. The sensitivity of the memory appears to be due to the CMOS part of the peripheral circuitry, which is only solicited in dynamic mode testing.
IV. CONCLUSION
Heavy-ion testing confirmed that the static SEU upset crosssection in FRAM devices is very low due to the intrinsic radiation hardness of the storage cell based on ferroelectric layer. Nevertheless, errors caused by temporary effects may occur during high-fluence runs. On the other hand, upset rates during dynamic mode testing are much higher due to errors in the control logic and require additional mitigation techniques to improve their radiation behaviour. Knowledge about the scrambling may allow better exploration of the impact of the peripheral circuitry by the analysis of the physical bitmaps.
